NR. 048-666 (411.25)

## VLSI ARRAY PROCESSOR RED STATUS REPORT

DARPA ORDER NO. 4001

CONTRACT NO. N00014-80-C-0693

CONTRACT DATE: August 1, 1980

PRINCIPAL INVESTIGATOR: Ed Greenwood

PHONE: (602)949-3349

JANUARY 11, 1982

REPORTING PERIOD - Thru December 31, 1981

APPROVED BY:

Section Manager Tactical Secure Systems

MoTorola, Inc Scotts dale, AZ DISTRIBUTION STATEMENT A


Approved for public release; Distribution Unlimited

Detail design of the Arithmetic Processor Unit (APU) chip has been completed. All cell types (100) have been run through the design rule check (DRC) programs, corrected and verified. DRC runs on the entire chip have been run and all corrections have been made. Fifteen out of eighteen of the chip DRC corrections have been verified. The metal, polysilicon and information data layers of the APU layout is shown, in Figure 1. Figure 2 is a high level chip plan. The attached drawings, titled "VLSI Array Processor Arithmetic Processor Unit Chip Plan" is a detail drawing of the APU Chip Plan. Completion of design checks will be accomplished by January 15, 1982. Then the APU chip data base will be sent to MICARL for shrink to 3 micron rules (design was done in 4 micron rules) and compensation before initiating mask fabrication.

The functional level simulator of the APU has been built and verified using a set of APU diagnostic code. A gate level logic simulation of the APU has been built. The same set of APU Diagnostic Code is in integration and checkout of the APU logic simulator. This integration and test task is approximately 25% complete. This task will be completed before January 31, 1982.


The APU breadboard modules have been fabricated and check out has been initiated. The Array Processor Demonstration System (APDS) modules are in the wire-wrap process.

The APDS and APU microcode assembler have been built and checked out. The linker and loader for the APDS have also been built. The APDS simulator is approximately 75% built.



Copy available to DIIC does

FIGURE 1
APU LAYOUT






FIGURE 2
APU CHIP PLAN

The Architecture Report is being focused on and will be submitted to DARPA for review by January 31, 1982.

In the following quarter, the following activities are planned:


- Complete VLSI APU design checks and deliver data base to MICARL
- 2) Fabricate APU mask set
- 3) Complete APDS simulator
- 4) Complete fabrication of APDS
- 5) Check out APU and APDS breadboards
- 6) Complete and deliver Interim Report (Architecture Report)

No technical problems are forseen at this time. A funds expenditure report is provided in Table I.

Į									
	Date Prepared January 12, 1982 Contract No. N00014-80-C-0693 Contractor Motorola, Inc. G	12 1982 0-C-0693 Inc. GED	FUND	TABLE I FUNDS EXPENDITURE REPORT	I URE REPOR		mary: Work port Month D	Summary: Work Package Title Array Report Month December 1981	ray Processo
	Column A		Column B Latest Accepted	Column C Reporting Month	ð	Column D Cumulative Expenditures To Date	ures	Column E Cost Complete	Column F Latest Cost
	ORIGINAL PROPOSAL	AL.	Revised Proposals (if any)	Expendi- tures	Di Total Man Hours	D2 Dollar Value	D3° Percentage Dollar Value	estimate	Estimate (D2 plus E)
	I. DINECT LABOR								
	Type No. of Hours@ Rate Total Direct Labor	Dollar Total		4777	11 903	175,551		80.457	256.008
	Overhead Total direct labor & O'Head	155,230		10,709		168,767		76,010	244,777
6	2. MATERIALS & PARTS	500,256		) 1 1 6 1		325,297		262,477	587,774
	3. TRAVEL EXPENSE	20,120		299		9,581		13,026	22,607
	4. COST OF MONEY	006'6		096		18,275		10,775	29,050
	S. GEN & ADMN	156,938		8,497		129,194		77,804	.206,998
	6. OTHER COSTS TOTAL COSTS	86,193 1,090,000		1.766		45.258 871,923	80.0	556,049	81,307
	7. FIXED FEE (OR PROFIT)	99,000		2,941		79,193	80.0	19.807	000 66
F- 6 1	TOTAL CONTRACT PRICE 1,189,000	1,189,000 NTS	·	35,317		951,116 42,734	0.08	576,405 (42,734)	1,527,521
	EXPENDITURES  EXPENDITURES	1,189,000		35,317		993,850		533,671	1,527,521
J									

College.

298 MILS



2

DATE APPROVE

D.H.

